



Real Time implementation of upstream FDMA-PON over an FPGA platform: Results from the UE project FABULOUS

P.Savio, S.Straullu, A.Nespola, S. Abrate, R. Gaudino



FP7-ICT-2011-8 Challenge 3.5 – STREP project n. 318704 – FABULOUS
FDMA Access By Using Low-cost Optical Network Units in Silicon photonics




Flexible network

High capacity

ITU-T ODN compliant

No uncontrolled λ at ONU switch-on

High level of optical integration



**SELF-COHERENT REFLECTIVE
FDMA-PON WITH ONU
INTEGRATION ON SiP**

F
A
B
U
L
O
U
S

**DMA
ACCESS**



**BY
SING
LOW-COST**

**OPTICAL NETWORK
UNITS IN
SILICON PHOTONICS**

**ARCHITECTURE
SYSTEM PARAMETERS**

FP7-ICT-2011-8 – Objective 3.5: Core and disruptive photonic technologies

“Application-specific photonic components and subsystems”

“For access networks, the goal is affordable technology enabling 1-10 Gb/s data-rate per client”




**NEW
COMPONENTS**





SUMMARY

- **Concept description:
architecture and components**
- **Experimental setup**
- **DSP FPGA implementation**
- **Conclusions**


Reflective WDM PON based on FDM / FDMA



The ONU of the project is designed, modeled and fabricated in a Silicon Photonics technology. It contains a polarization rotation



Polarization rotation allows symplified coherent detection at the OLT






SUMMARY

- **Concept description:
architecture and components**
- **Experimental setup**
- **DSP FPGA implementation**
- **Conclusions**

Upstream setup





DATA RATE PER USER SET AT 1 GBPS

- (net data rate, giving a gross rate of 1.2 Gbps including FEC, overhead and line coding)



MODULATION FORMAT SET AT 16-QAM

- Raised cosine spectrum, roll-off=0.1
- Requires $B \sim 330$ MHz per user



FDMA Channel selection

- 2 GHz Local oscillator for IQ modulator and demodulator



Off-line processing experiments. Sampling at 12,5 GS/s with RTO and down-conversion



Development of DSP algorithms suitable for the FPGA implementation

- Running at ~ 600 MS/s – sub-band processing
- Feed-forward adaptive equalizer with 31 complex taps updated by CMA
- CPE using Viterbi-Viterbi

[1] B. Charbonnier, A. Lebreton, "Demonstration of Low DSP Requirements for FDMA PON", ECOC 2014, P7.4, Cannes, France



SUMMARY

- **Concept description:
architecture and components**
- **Experimental setup**
- **DSP FPGA implementation**
- **Conclusions**




A/D and D/A now 1200 Msample/s
Parallel bus of 4 samples on both
FPGAs



Finite math




Latency (pipeline registers)



OLT

ADC

Complex data



Blind Adaptive Equalizer

Feed Forward Filter

Adaptation

Error block



Scatter plot

EQUALIZER



- 4 to 1 downsampling filter
- 64 complex taps (16 symbols)
- Delayed Block LMS tap update algorithm:
 - Constant Modulus Algorithm (CMA)
 - Radius Direct Equalizer (RDE)

Symbol to Bit de-mapping

Physical Coding Sublayer




OLT




CPE

Two versions of Viterbi – Viterbi algorithm

- QPSK partitioning
- Full








Used for TX data generation

ONU

To Modulator







SUMMARY

- **Concept description:
architecture and components**
- **Experimental setup**
- **DSP FPGA implementation**
- **Conclusions**



We have presented the first results of real time data transmission on Fabulous upstream channel



The real time results compare well with theoretical and off-line DSP results.

1Gbit net rate, 37Km FW testbed fiber, 28dB ODN loss with implemented FEC



We are still investigating the floor present in our real time experiments

The research leading to these results has received funding from the European Community's Seventh Framework Programme FP7/2007-2013 under grant agreement n°318704, titled:



FABULOUS: "FDMA Access By Using Low-cost Optical Network Units in Silicon Photonics"

Experimental results obtained on Fastweb testbed



WEB site: www.fabulous-project.eu



To contact the coordinator: info@fabulous-project.eu



To contact the author: **Paolo Savio** E-mail: savio@ismb.it

