



# Silicon Photonics and FDMA-PON: Insight from the EU FP7 FABULOUS Project

***S. Abrate, R. Gaudino, G. Giuliani, E. Temporiti, P. O'Brien, G. Duan, S. Menezo, B. Charbonnier***


**Flexible network**

**High capacity**

**ITU-T ODN compliant**

**High level of optical integration**

**No uncontrolled  $\lambda$  at ONU switch-on**



**SELF COHERENT REFLECTIVE  
FDMA-PON WITH ONU  
INTEGRATION ON SiP**

**F**  
**A**  
**B**  
**U**  
**L**  
**O**  
**U**  
**S**

**DMA**  
**ACCESS**  
**BY**  
**SING**  
**LOW-COST**  
**OPTICAL NETWORK**  
**UNITS IN**  
**SILICON PHOTONICS**



**ARCHITECTURE**  
**SYSTEM PARAMETERS**


FP7-ICT-2011-8 – Objective 3.5: Core and disruptive photonic technologies

“Application-specific photonic components and subsystems”

“For access networks, the goal is affordable technology enabling 1-10 Gb/s data-rate per client”




**NEW**  
**COMPONENTS**





## SUMMARY

- **Concept description:  
architecture and components**
- **Performance assessment  
with discrete components**
- **Status of components  
development**
- **Conclusions**


## Reflective WDM PON based on FDM / FDMA



The ONU of the project is designed, modeled and fabricated in a Silicon Photonics platform



Polarization rotation allows symplified coherent detection at the OLT







## SUMMARY

- **Concept description:  
architecture and components**
- **Performance assessment  
with discrete components**
- **Status of components  
development**
- **Conclusions**

# Upstream setup







## DATA RATE PER USER SET AT 1 GBPS

- (net data rate, giving a gross rate of 1.2 Gbps including FEC, overhead and line coding)




## MODULATION FORMAT SET AT 16-QAM

- Raised cosine spectrum, roll-off=0.1
- Requires  $B \sim 330$  MHz per user



## 32 USERS PER WAVELENGTH

- Spacing set exactly at  $B=330$  MHz, without extra spectral guard-bands





Off-line processing experiments. Sampling at 12,5 GS/s with RTO and down-conversion



Development of DSP algorithms suitable for the FPGA implementation

- Running at  $\sim 600$ MS/s – sub-band processing
- Feed-forward adaptive equalizer with 31 complex taps updated by CMA
- CPE using Viterbi-Viterbi

[1] B. Charbonnier, A. Lebreton, "Demonstration of Low DSP Requirements for FDMA PON", ECOC 2014, P7.4, Cannes, France


FABULOUS has a continuous data stream, long FEC allowed

- FEC defined in ITU-T G.975.1 for high bit rate DWDM submarine systems (FEC 1)
- third generation code featuring concatenated FEC with soft decision (FEC 2)


FEC	Code	Overhead	BER pre-FEC threshold
FEC 1	RS(1023,1007) + BCH(2047,1952)	6,69%	$2.17 \cdot 10^{-3}$
FEC 2	RS(992,956) + LDPC(9216,7936)	20,5%	$1.0 \cdot 10^{-2}$


[2] N. Kamiya, S. Shioiri, "Concatenated QC-LDPC and SPC Codes for 100 Gps Ultra Long-Haul Optical Transmission Systems", OFC 2010, San Diego, OThL2.


## MODULATION INDEX AT THE ONU TRANSMITTER





- Small MI: linear behavior but small signal strength
- Large MI: large signal strength but also large nonlinearity













## SUMMARY


- **Concept description:  
architecture and components**
- **Performance assessment  
with discrete components**
- **Status of components  
development**
- **Conclusions**






## FIBER TO FIBER GAIN

- Up to 10 dB fiber to fiber gain
- Slight blue-shift for increasing current injection



## INTERNAL GAIN

- Up to  $28 \pm 2$  dB internal gain
- $\lambda$ -shift between fiber-to-fiber and internal gain due to grating coupler characteristics





[3] P. Kaspar et al., "Packaged Hybrid III-V/Silicon SOA", ECOC 2014, Cannes, France



## Distributed driving architecture

Photonic IC = Silicon Photonics (CEA)


Elec IC = BiCMOS (ST Microelectronics)







## 3D integration of Photonic & Electronic ICs

Micro bumps from 3D standard process (CEA)



- reduced parasitic capacitance
- Dense interconnections (40µm-pitch)



SOI 220nm/2000nm Oxide technology  
Processed at Leti on 200mm wafer



*RF electrodes with pads for bump interconnections*




*Optical Coupling structures*

- MULTISTAGE ARCHITECTURE

- Minimize impact of integrated transmission line losses

- STANDARD 65NM CMOS TECHNOLOGY

- 20 $\mu$ m diameter copper pillars




Two symmetrical drivers for co-contra modulation, one per MZM arm

On each MZM arm, 12 CML driver stages

- 1.6V<sub>ppd</sub> driving voltage


*Packaging by Tyndall UCC*



MSMP (RF) Connectors






Rogers-4350B Interposer  
(3 Layer PCB)



Photonic Device

Temperature Control






We have estimated a power consumption for the SiP integrated ONU of around 8W, of which nearly 5W due to TEC and electrical driver.



The cost for mass-produced SiP integrated ONUs (1000000 units/year) is estimated <100\$. Around 50% is due to packaging.





## SUMMARY

- **Concept description:  
architecture and components**
- **Performance assessment  
with discrete components**
- **Status of components  
development**
- **Conclusions**




We have demonstrated that a FDMA Self-coherent R-PON can serve 32 users with 1 Gbps each, symmetrically, with an ODN loss of 31 dB (ITU-T class N2) and a DOPL of over 15 dB.



The flexibility feature can enable different applications, like coexistence of super-users, such as mobile operators, with other users, or adoption in a vertical-PON scenario for local networking.



We believe SiP can be a key enabling factor for massive deployment of this solution. Will integrated components guarantee the same performances?



The research leading to these results has received funding from the European Community's Seventh Framework Programme FP7/2007-2013 under grant agreement n°318704, titled:

## **FABULOUS: "FDMA Access By Using Low-cost Optical Network Units in Silicon Photonics"**



WEB site: [www.fabulous-project.eu](http://www.fabulous-project.eu)



To contact the coordinator: [info@fabulous-project.eu](mailto:info@fabulous-project.eu)



To contact the author: **Silvio Abrate**

E-mail: [abrate@ismb.it](mailto:abrate@ismb.it)

