#### **B3 Passive Optical Networks**

#### Paper B3.1



Istituto Superiore Mario Boella









# Real Time implementation of upstream FDMA-PON over an FPGA platform: Results from the EU project FABULOUS

#### **Roberto Gaudino**

Dipartimento di Elettronica e Telecomunicazioni Politecnico di Torino, Torino, e-mail: <u>gaudino@polito.it</u> P. Savio, S. Straullu,

A. Nespola and S. Abrate

Istituto Superiore Mario Boella Via P. C. Boggio 61, Toriono, Italy e-mail: <u>abrate@ismb.it</u>





Roma, 6-8 giugno 2016





#### **FABULOUS** at-a-glance

DMA

S

**CCESS** 

SING

**OW-COST** 

FP7-ICT-2011-8 – Objective ARCH STECTIVE photonic technologies SYSTEM PARAMETERS "Application-specific photonic components and

photonic components and subsystems"

"For access networks, the goal is affordable technology enabling 1-10 Gb/s data-rate per client"

# PTICAL NETWORKNITS INILICON PHOTONICS



# The ideas behind the UE STREP "Fabulous"

High capacity>10Gbps per λ

**Future generation** 

Passive

**Optical Network** 

No λ-control at ONU switch-on

**High level of optical integration** 



The research leading to these results has received funding from the European Community's Seventh Framework Programme FP7/2007-2013 under grant agreement n°318704, titled FABULOUS

# SELF-COHERENT REFLECTIVE FDMA-PON WITH ONU INTEGRATION ON SiP







#### **SUMMARY**

**Concept description:** 

architecture and components



#### **FPGA** implementation



**DSP FPGA implementation** 







#### **UPSTREAM ARCHITECTURE**





#### SELF-COHERENT detection at OLT

# The downstream architecture uses the same type of electrical FDM approach





# The ONU photonic chip

#### **ONU Main functionalities:**

- Select the proper US and DS wavelengths
- reflects the seed signal
- modulates it using QAM on the assigned electrical subcarrier (and wavelength)
- performs 90° polarization rotation (Faraday effect)







#### **The ONU - details**

# One of the main purpose of the project is to integrate the ONU on a <u>Silicon Photonics PIC</u>





# **Silicon Photonics PIC**



# First full-fledged «FABULOUS PIC» released in Spring 2016

16-QAM-Transmitter for FDMA-PON Made up of a Silicon Photonic IC and its Flip-Chipped CMOS Electronic IC Driver

Journal of Lightwave Technology, vol. 34, no. 10, pp. 2391-2397, May15, 15 2016.

Sylvie Menezo, *Member, IEEE*, Enrico Temporiti, Junsu Lee, Olivier Dubray, Stéphane Bernabé, *Member, IEEE*, Daniele Baldi, Gabriele Minoia, Matteo Repossi, André Myko, Sonia Messaoudène, t. n. 318704 – FABULOUS Maryse Fournier, Lee Carroll, Silvio Abrate, *Member, IEEE*, Roberto Gaudino, *Senior Member, IEEE*, k Units in Silicon photonics Peter O'Brien, and Benoit Charbonnier







## **SUMMARY**

**Concept description:** 

architecture and components





#### Test setup and results







## Where did we start from?

#### **1Gbps net data rate per user (symmetrical) using:**

- 1.2 Gbps gross data rate including all overheads
- 16-QAM on each subcarrier at approx. 300 Mbaud
- Raised-cosine filtering with 0.1 roll-off
- Electrical subcarrier spaced at 330 MHz (no guardbands needed)

Off-line processing experiments for both US and DS demonstrated 32 Gbps aggregated rate per wavelength

#### Overview of the FABULOUS EU Project: Final System Performance Assessment With Discrete Components

Silvio Abrate, *Senior Member, IEEE*, Stefano Straullu, Antonino Nespola, Paolo Savio, Joana Chang, Valter Ferrero, Benoit Charbonnier, and Roberto Gaudino, *Senior Member, IEEE* 

(Invited Paper) JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. 34, NO. 2, JANUARY 15, 2016





## **FPGA** implementation



- ADC and DAC running at 1200 Msample/s
- Parallel bus of 4 samples per symbol on both FPGAs (US and DS)
- Finite math



Latency (pipeline registers)







#### **ONU TX block diagram**





SEVENTH FRAMEWORK

#### **OLT TX block diagram**







#### **OLT self-coherent receiver DSP**



# **OLT RX Main blocks**

Quadrature

abulous







#### **OLT RX Main blocks**



#### **OLT RX Main blocks**



PROGRAMME

# **ONU RX**







# **ASIC Size and Power Consumption Estimation**<sup>19</sup>

For the DS receiver section, the ONU chip should include:

- a two channel 600 MHz ADC;
- an adaptive low-pass down-sampling filter, implemented as a FIR filter with 32 complex taps;
- the CPE;
- the differential decoder;
- a FEC decoder based on ITU G.975 I.4 EFEC.

For the US section, our analysis considered three main blocks:

- a FEC encoder using a 20.5% overhead FEC.
- a SRRC up-sampling filter, made of 128 complex taps;
- a dual 600 MSps DAC.

# On a 65nm CMOS process, estimated total area is 7mm<sup>2</sup> and power consumption <4,2W







## **SUMMARY**

**Concept description:** 

architecture and components



#### **FPGA** implementation



#### Test setup and results







## **Full bidirectional system**







#### **Results for upstream coherent receiver**







#### Long term BER results (11 hours)









## **SUMMARY**

**Concept description:** 

architecture and components



#### **FPGA** implementation



#### Test setup and results









We have presented the first results of real time data transmission on Fabulous upstream and downstream channels



The real time results compare well with theoretical and offline DSP results.



We are still investigating the floor present in our real time experiments



SEVENTH FRAMEWORK PROGRAMME The research leading to these results has received funding from the European Community's Seventh Framework Programme FP7/2007-2013 under grant agreement n°318704, titled:





WEB site: www.fabulous-project.eu



To contact the coordinator: info@fabulous-project.eu



To contact the author: <a href="mailto:roberto.gaudino@polito.it">roberto.gaudino@polito.it</a>





# The OLT

# Polarization rotation allows simplified coherent detection at the OLT





